LA-UR-02-4950

Approved for public release; distribution is unlimited.

Title:	CLOCK DISTRIBUTION MODULE (155Y503007) USER'S MANUAL
Author(s):	Amy Regan, SNS-02 Hengjie Ma, ORNL
Submitted to:	

Los Alamos

NATIONAL LABORATORY

Los Alamos National Laboratory, an affirmative action/equal opportunity employer, is operated by the University of California for the U.S. Department of Energy under contract W-7405-ENG-36. By acceptance of this article, the publisher recognizes that the U.S. Government retains a nonexclusive, royalty-free license to publish or reproduce the published form of this contribution, or to allow others to do so, for U.S. Government purposes. Los Alamos National Laboratory requests that the publisher identify this article as work performed under the auspices of the U.S. Department of Energy. Los Alamos National Laboratory strongly supports academic freedom and a researcher's right to publish; as an institution, however, the Laboratory does not endorse the viewpoint of a publication or guarantee its technical correctness.

Clock Distribution Module Overview

The SNS Clock Distribution Module (CDM) Rev. AM is based on the Los Alamos National Laboratory (LANL) Low-Energy Demonstration Accelerator (LEDA) CDM design, with the frequencies adjusted appropriately. The CDM provides synchronized clocks to the various RFCS control modules, all derived from (and phase-locked to) the 10-MHz reference provided from the master oscillator. Before producing the 40-MHz analog-to-digital converter (ADC) clock, the 10-MHz signal is first phase-aligned with the 50-MHz intermediate frequency (IF) reference at each system. The CDM design supports either one or two RF control systems in the same VXIbus crate without modification.

Physically, the CDM is a single-wide VXIbus-compliant module using both the P1 and P2 backplane connectors. RF connectors are PKZ blind-mate connectors, in D-subminiature housings, from the Phoenix Company of Chicago. Test points are included on the front panel to monitor the various clock signals and to provide a 10-MHz output that can be used as a source for synchronizing an RF generator, if need be. Weight and power consumption of the module are TBD.

The input signals required by the CDM are a 10-MHz clock and a 50-MHz IF reference. The CDM realigns the leading edge of the 10-MHz synchronous time marker (SYNCH) with the 50-MHz IF reference, and then generates a 40-MHz ADC clock. Both the 10-MHz and 40-MHz clocks are emitter-coupled logic (ECL) clocks, which drive the ECL clock lines on the back plane. The test points for the 10-MHz SYNCH, the 40-MHz clock, and the 50-MHz IF signal are available on the front panel. These are LEMO connectors and require 50-ohm terminated test cables.

To use the CDM in a test lab setup, synchronize the 10-MHz clock (square-wave, 500 mV p-p) and the IF reference signal (0 dBm) to J7 contacts #1 and #4, turn on the crate power, and observe the frequency outputs from the LEMO test ports and the distribution port J7. At this time, the LED indicators for both the power and the phase-locked loop (PLL) clock should be green.

CDM Architecture

CDM Revision AM uses a PLL oscillator to generate a 40-MHz ADC clock synchronous with the 10-MHz time marker. The 10-MHz input comes from the master oscillator and is phase-locked to the 50-MHz IF reference signal from the reference line in the tunnel via a D-flip-flop. This insures that any phase error with the 10-MHz frequency from the distribution is corrected. The bandwidth of the PLLs is currently relaxed to its maximum — about 15 kHz. When needed, the bandwidth can easily be narrowed down by increasing the value of a few capacitors in the loop. For a more detailed description of the RF Reference-Distribution System, see LANL Technical Note LANSCE-5-TN-00-017 (LA-UR-00-4374), "Phase Stability Requirements for the SNS Reference Distribution System."

8/1/02	Page 1
	8/1/02

CDM Signal Inputs/Outputs

ODIII Olgila	pato, Catpato						
	Front Panel Inputs	Signal Level	Connector-Frequency				
	IF_REF_IN	Into 50 Ω (J7 contact #4)	PKZ—50 MHz				
		+0 dBm nominal					
		+3 dBm maximum) -3 dBm minimum					
		-3 dBiii iiiiiiiiiiiiiiii					
CLOCK	100/01 101	1 . 50 0 (17	DIZ 10 MI				
DISTRIBUTION MODULE	10MHz_IN	Into 50 Ω (J7 contact #1) 0 dBm nominal (about 500 m	PKZ—10 MHz				
OMODSEL	'	200 mV p-p minimum	, v p p)				
OPLL		1 V p-p maximum (because of	of ECL limit)				
Opwr	Note: A square wave is	preferable for better edges.					
	PREPULSE*	TTL from Timing Module	LEMO 50 Ω —N/A				
	RF_GATE*	TTL from Timing Module	LEMO 50 Ω—N/A				
	SAMPLE*	TTL from Timing Module	LEMO 50 Ω —N/A				
			s with the 50-MHz IF frequency because				
SAMPLE			a common 2.5-MHz clock source in the				
RF GATE			uency generators for the 10-MHz and the nce frequency input/output of the				
PREPULSE	instruments.	o symometra unicugii une ivivi	neo nequency input cusput of the				
	Front Panel Outputs	Signal Level	<u>Frequency</u>				
10MHz	IF_OUT (x2)	$+10$ dBm into 50Ω	PKZ—50-MHz reference				
50MHz	10MHz_OUT	$+10 \text{ dBm}$ into 50Ω	PKZ—10-MHz reence				
40MHz	10_MHz	TBD dBm into 50 Ω	LEMO 50 Ω—10-MHz				
400012	<		reference test point				
	40_MHz	TBD dBm into 50 Ω	EMO 50 Ω—40-MHz				
			ADC Clock test point				
c=1	50_MHz	TBD dBm into 50 Ω	LEMO 50 Ω —50-MHz IF test point				
2.5MHz O I OUT	Note: The 50-MHz IF output of the current revision (Rev. AM) is not a perfect sine wave because						
	the signal source outputs a kind of square wave and there is no filter in the signal path to kill the harmonics. We suggest that you use one or two in-line 50-MHz low-pass filters from Mini-Circuits						
LO O O OUT			s. With one LP-50 filter, the second and				
LO O O OUT			60°dB. The future revision will have this				
IF O OUT	filter built in.	П					
IF [O] OUT	Backplane Outputs	Functionality When Driver	<u>n Backplane</u>				
	40 MHz	ADC Sampling Clock	ECLTRG0				
LOS	SYNCH (10 MHz)	I/Q Synchronization Pulse	ECLTRG1				
ALAMOS	SAMPLE*	Sample I/Q Data	TTLTRG0*				
503007-A	RF_GATE*	Carrier enable for LLRF	TTLTRG3*				
	PREPULSE*	RF pulse timing fiducial	TTLTRG4*				
	FAULT_L*	RF Shutdown Fault (Left)	TTLTRG5*				
	FAULT_R*	RF Shutdown Fault (Right)	TTLTRG7*				
	L						
	П	П					

SNS 104010300-TD0009-R00	8/1/02	Page 2
--------------------------	--------	--------

Table 1 shows the connectors for the RF signals.

Table 1. CDM PKZ Connector-Pin Assignments

Pin	Function	Pin	Function
1	REF_IN (10 MHz)	5	Not used
2	REF_OUT (10 MHz)	6	Not used
3	NOT USED	7	IF_OUT_1 (50 MHz)
4	IF_REF_IN (50 MHz)	8	IF_OUT_2 (50 MHz)

Front Panel Indicators (LEDs) normal/fault colors:

MODSEL: Yellow — Lit when the CDM is selected by the input/output controller (IOC). Stretched to 10 ms for visibility.

PLL LOCK: Green/red — Red when the PLL oscillator becomes nlocked.

PWR_SUPPLY: Green/Red — Green when the VXIbus crate external voltages are within tolerance.

CDM VXIbus INTERFACE

Configuration Registers:

DEVICE CLASS
ADDRESS SPACE
MANUFACTURER ID
REQUIRED MEMORY
MODEL CODE

Value	Bits
Extended	01_{2}
A16	00_{2}
4000	$FA0_{16}$
N/A	N/A
3915	$F4B_{16}$

VXIbus Compatibility:

DEVICE CLASS DEVICE TYPE

LOGICAL ADDRESS SELECTION

INTERRUPTER

Extended Register-Based Servant-only Static Switch Configuration (Set to D0) Programmable

EPICS Interface

Table 2 defines the CDM VXIbus A16 address space, while Table 3 defines the CDM status and control register.



Table 2. CDM A16 Address Space

BYTE OFFSET	REGISTER NAME	VALUE
0016	LANL MANUFACTURER'S ID	7FA0 ₁₆
02 ₁₆	DEVICE TYPE	FF4B ₁₆
04 ₁₆	STATUS/CONTROL	XXXX ₁₆ see below
0616	OFFSET	000016
08 ₁₆	ATTRIBUTE	XXX7 ₁₆
$0A_{16}$	SERIAL NUMBER HIGH	0000_{16}
$0C_{16}$	SERIAL NUMBER LOW	$00XX_{16}$
$0E_{16}$	VERSION NUMBER	$000A_{16}$
10 ₁₆		$FFFF_{16}$
12 ₁₆		FFFF ₁₆
14 ₁₆		$FFFF_{16}$
16 ₁₆		$FFFF_{16}$
18 ₁₈		$FFFF_{16}$
$1A_{16}$		FFFF ₁₆
1C ₁₆		$FFFF_{16}$
$1E_{16}$	П	FFFF ₁₆
20 ₁₆		FFFF ₁₆
22 ₁₆		FFFF ₁₆
24 ₁₆		$FFFF_{16}$
26 ₁₆		FFFF ₁₆
28 ₁₆		$FFFF_{16}$
$2A_{16}$		FFFF ₁₆
$2C_{16}$		$FFFF_{16}$
$2E_{16}$		$FFFF_{16}$
30 ₁₆		$FFFF_{16}$
32 ₁₆		FFFF ₁₆
34 ₁₆	п	FFFF ₁₆
38 ₁₆		FFFF ₁₆
$3A_{16}$		FFFF ₁₆
$3C_{16}$	}	FFFF ₁₆
3E ₁₆		$FFFF_{16}$

The CDM uses four of the status bits to tell EPICS when any of the three PLLs has failed, or when a power supply has failed. Low = Fail, high = OK. See Table 3.

Table 3. CDM Status Word

Bit	Bit	Bit	Bit	Bits	Bit	Bit	Bit	Bit	Bit	Bit	Bits
15	14	13	12	11–8	7	6	5	4	3	2	1–0
0	MODID*	Reserved	Prdy	Not used	PWR FAIL	10 PLL FAIL	50 PLL FAIL	40 PLL FAIL	Ready	Passed	Reserved

CDM Built-in Test

Front-panel LEDs indicate the health of the module. Loop-lock indicators verify that the PLLs are indeed locked and putting out power. The backplane voltages provided by the VXIbus backplane are monitored. The "all OK" indicator is a green LED; the light will turn red should one or more of these lines fail. All of this information (excluding Loop Power Out) is also placed in the status/control register for communicating these

SNS 104010300-TD0009-R00	8/1/02	Page 4
--------------------------	--------	--------

Clock Distribution Module (155Y503007) User's Manual

conditions to the operator via EPICS. The CDM is, in many ways, a very simple module. It monitors the health of its loops at all times and flags the operator if one or more should fail.

CDM Calibration

Each module will be calibrated before use to compensate for module-to-module variations in amplitude and phase to insure that all modules are interchangeable to the control system.

Timing between 2.5 MHz and LO for Avoiding Metastability

TBD

CDM Power Requirements TBD

+24 VDC

+12 VDC

+5 VDC

-2 VDC

CDM Build Matrix

TBD



SNS 104010300-TD0009-R00	8/1/02	Page 5
--------------------------	--------	--------